References

Abouzied, M.A., K. Ravichandran and E. Sanchez-Sinencio, 2017. A fully integrated reconfigurable self-startup RF energy-harvesting system with storage capability. IEEE. J. Solid State Circuits, 52: 704-719.
CrossRef  |  Direct Link  |  

Amourah, M.M. and R.L. Geiger, 2001. A high gain strategy with positive-feedback gain enhancement technique. Proceedings of the 2001 IEEE International Symposium on Circuits and Systems (ISCAS’01) Vol. 1, May 6-9, 2001, IEEE, Sydney, New South Wales, pp: 631-634.

Belevitch, V., 1962. Summary of the history of circuit theory. Proc. IRE., 50: 848-855.
CrossRef  |  Direct Link  |  

Bostani, R., G. Ardeshir and H. Miar-Naimi, 2017. Analysis of Millimeter-Wave LC oscillators based on two-port network theory. IEEE. Trans. Circuits Syst. II. Express Briefs, 64: 239-243.
CrossRef  |  Direct Link  |  

Briseno-Vidrios, C., A. Edward, A. Shafik, S. Palermo and J. Silva-Martinez, 2017. A 75-MHz continuous-time sigma-delta modulator employing a broadband low-power highly efficient common-gate summing stage. IEEE. J. Solid State Circuits, 52: 657-668.
CrossRef  |  Direct Link  |  

Brune, O., 1932. Note on Bartlett's bisection theorem for 4-terminal electrical networks. London Edinburgh Dublin Philos. Mag. J. Sci., 14: 806-811.
Direct Link  |  

Cauer, W., 1958. Synthesis of Linear Communication Networks. McGraw-Hill Education, New York, USA., Pages: 866.

Chen, L., K. Ragab, X. Tang, J. Song and A. Sanyal et al., 2017. A 0.95-mW 6-b 700-MS/s single-channel loop-unrolled SAR ADC in 40-nm CMOS. IEEE. Trans. Circuits Syst. II. Express Briefs, 64: 244-248.
CrossRef  |  Direct Link  |  

Iyer, T.S.K.V., 1985. Circuit Theory. McGraw-Hill Education, New York, USA., Pages: 521.

Lin, J.Y. and C.C. Hsieh, 2017. A 0.3 V 10-bit SAR ADC with first 2-bit Guess in 90-nm CMOS. IEEE. Trans. Circuits Syst. I. Regul. Pap., 64: 562-572.
CrossRef  |  Direct Link  |  

Matheau, J.C., 1965. Two-terminal-pair network bisection. Electron. Lett., 1: 131-131.
CrossRef  |  Direct Link  |  

Oathman, J., P.S. Tahseen and N. Khan, 1930. The Theory of Electrical Artificial Lines and Filters. John Wiley & Sons, Hoboken, New Jersey, USA., Pages: 155.

Oathman, J., P.S. Tahseen and N. Khan, 2016. Design and implementation of dynamic track and latch comparator using CMOS in 0.18 um technology. Intl. J. Adv. Trends Comput. Sci. Eng., 5: 10-12.
Direct Link  |  

Pei, G. and E.C. Kan, 2004. Independently driven DG MOSFETs for mixed-signal circuits: Part I-quasi-static and nonquasi-static channel coupling. IEEE. Trans. Electron. Devices, 51: 2086-2093.
CrossRef  |  Direct Link  |  

Razavi, B., 2002. Dsign of Analog CMOS Intgrtd Circuits. McGraw-Hill Education, New York, USA., ISBN-13:978-0-07-052903-8, Pages: 685.

Sharma, M., 2012. Design and analysis of CMOS cells using adiabatic logic. Intl. J. Netw. Syst., 1: 52-57.
Direct Link  |  

Wang, R. and R. Harjani, 1995. Partial positive feedback for gain enhancement of low-power CMOS OTAs. Analog Integr. Circuits Signal Process., 8: 21-35.
Direct Link  |  

Wu, L., H.F. Leung, A. Li and H.C. Luong, 2017. A 4-element 60-GHz CMOS phased-array receiver with beamforming calibration. IEEE. Trans. Circuits Syst. I. Regul. Pap., 64: 642-652.
CrossRef  |  Direct Link  |