Research Journal of Applied Sciences

Year: 2014
Volume: 9
Issue: 1
Page No. 48 - 52

FPGA Based Adaptive Resource Efficient Error Control Methodology for Network on Chip

Authors : M. Deivakani and D. Shanthi

Abstract: This research work proposes resource efficient and secured network on chip router using error control schemes. The proposed method combines the Cipher block encryption based parallel crossbar methodologies of the NoC data link and network layers to efficiently gives error control strength in variable network topology conditions. The proposed method significantly minimizes hardware utilization when compared to other earlier research. This can be achieved by implementing parallel cross bar architecture with Cipher block based ECC Coding Method in NoC. The proposed system uses Modelsim Software for simulation purposes and Xilinx Project Navigator for synthesis purposes.

How to cite this article:

M. Deivakani and D. Shanthi, 2014. FPGA Based Adaptive Resource Efficient Error Control Methodology for Network on Chip. Research Journal of Applied Sciences, 9: 48-52.

Design and power by Medwell Web Development Team. © Medwell Publishing 2022 All Rights Reserved