References

Abd-Elhamid, H., B. Iniguez, D. Jimenez, J. Roig and J., Pallares et al., 2006. Two-dimensional analytical threshold voltage roll-off and subthreshold swing models for undoped cylindrical gate all around MOSFET. Solid State Electron., 50: 805-812.
Direct Link  |  

Austin, B.L., X. Tang, J.D. Meindl, M. Dennen and W.R. Richards, 1998. Threshold voltage roll-off model for low power bulk accumulation MOSFETs. Proceedings of the IEEE 11th Annual International Conference on ASIC, September 16-16, 1998, IEEE, Rochester, New York, USA., pp: 175-179.

Chang, L., Y.K. Choi, D. Ha, P. Ranade and S. Xiong et al., 2003. Extremely scaled silicon nano-CMOS devices. Proc. IEEE., 91: 1860-1873.
CrossRef  |  Direct Link  |  

Dhilleswararao, P., R. Mahapatra and P.S.T.N. Srinivas, 2014. High SNM 32nm CNFET based 6T SRAM Cell design considering transistor ratio. Proceedings of the 2014 International Conference on Electronics and Communication Systems (ICECS), February 13-14, 2014, IEEE, Coimbatore, India, ISBN:978-1-4799-2321-2, pp: 1-6.

Farkhani, H., A. Peiravi and F. Moradi, 2014. A new asymmetric 6T SRAM cell with a write assist technique in 65nm CMOS technology. Microelectron. J., 45: 1556-1565.
Direct Link  |  

Hassanzadeh, S., M. Zamani, K. Hajsadeghi and R. Saeidi, 2013. A novel low power 8T-cell sub-threshold SRAM with improved read-SNM. Proceedings of the 2013 8th International Conference on Design and Technology of Integrated Systems in Nanoscale Era (DTIS), March 26-28, 2013, IEEE, Abu Dhabi, United Arab Emirates, ISBN:978-1-4673-6039-5, pp: 35-38.

Inaba, S., R. Katsumata, H. Akatsu, R. Rengarajan and P. Ronsheim et al., 2002. Threshold voltage roll-up/roll-off characteristic control in sub-0.2-/spl mu/m single workfunction gate CMOS for high-performance DRAM applications. IEEE. Trans. Electron. Devices, 49: 308-313.
CrossRef  |  Direct Link  |  

Ishii, K., E. Suzuki, S. Kanemaru, T. Maeda and K. Nagai et al., 1998. Suppressed threshold voltage roll-off characteristic of 40 nm gate length ultrathin SOI MOSFET. Electron. Lett., 34: 2069-2070.
CrossRef  |  Direct Link  |  

Ito, T., K. Suguro, T. Itani, K. Nishinohara and K. Matsuo et al., 2003. Improvement of threshold voltage roll-off by ultra-shallow junction formed by flash lamp annealing. Proceedings of the 2003 International Symposium on VLSI Technology Digest of Technical Papers, June 10-12, 2003, IEEE, Kyoto, Japan, Japan, pp: 53-54.

Khakifirooz, A. and D.A. Antoniadis, 2006. Transistor performance scaling: The role of virtual source velocity and its mobility dependence. Proceedings of the 2006 International Conference on Electron Devices Meeting IEDM'06, December 11-13, 2006, IEEE, San Francisco, California, USA., pp: 1-4.

Lundstrom, M., 2003. Device physics at the scaling limit: What matters? MOSFETs. Proceedings of the IEEE International Conference on Electron Devices Meeting IEDM'03 Technical Digest, December 8-10, 2003, IEEE, Washington, USA., pp: 33.1.1-33.1.4.

Madiwalar, B. and B.S. Kariyappa, 2013. Single bit-line 7T SRAM cell for low power and high SNM. Proceedings of the 2013 International Multi-Conference on Automation, Computing, Communication, Control and Compressed Sensing (iMac4s), March 22-23, 2013, IEEE, Kottayam, India, ISBN:978-1-4673-5089-1, pp: 223-228.

Moore, G.E., 2006. Cramming more components onto integrated circuits. IEEE. Solid State Circuits Soc. Newsletter, 20: 33-35.
CrossRef  |  Direct Link  |  

Nii, K., Y. Tsukamoto, T. Yoshizawa, S. Imaolka and H. Makino, 2004. A 90nm dual-port SRAM with 2.04/spl mu/m/sup 2/8T-thin cell using dynamically-controlled column bias scheme. Proceedings of the 2004 IEEE International Conference on Solid-State Circuits Digest of Technical Papers ISSCC, February 15-19, 2004, IEEE, San Francisco, California, USA., pp: 508-543.

Pavlov, A. and M. Sachdev, 2008. CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies: Process-Aware SRAM Design and Test. Vol. 40, Springer, Berlin, Germany, ISBN:978-1-4020-8362-4, Pages: 192.

Premalatha, C., K. Sarika and P.M. Kannan, 2015. A comparative analysis of 6T, 7T, 8T and 9T SRAM cells in 90nm technology. Proceedings of the 2015 IEEE International Conference on Electrical, Computer and Communication Technologies (ICECCT), March 5-7, 2015, IEEE, Coimbatore, India, ISBN:978-1-4799-6084-2, pp: 1-5.

Shee, S., G. Bhattacharyya, P.K. Dutta and S.K. Sarkar, 2014. Threshold voltage roll-off and DIBL model for DMDG SON MOSFET: A quantum study. Proceedings of the 2014 IEEE International Symposium on Students Technology (TechSym), February 28-March2, 2014, IEEE, Kharagpur, India, ISBN:978-1-4799-2608-4, pp: 381-385.

Shih, C.H., Y.M. Chen and C. Lien, 2005. An analytical threshold voltage roll-off equation for MOSFET by using effective-doping model. Solid State Electron., 49: 808-812.
Direct Link  |  

Sil, A., S. Ghosh and M. Bayoumi, 2007. A novel 8T SRAM cell with improved read-SNM. Proceedings of the IEEE International Workshop on Circuits and Systems Northeast NEWCAS, August 5-8, 2007, IEEE, Montreal, Quebec, Canada, ISBN:978-1-4244-1163-4, pp: 1289-1292.

Sil, A., S. Ghosh, N. Gogineni and M. Bayoumi, 2008. A novel high write speed, low power, read-SNM-free 6T SRAM cell. Proceedings of the 51st Midwest Symposium on Circuits and Systems MWSCAS, August 10-13, 2008, IEEE, Knoxville, Tennessee, USA., ISBN:978-1-4244-2166-4, pp: 771-774.

Wang, D.P., H.J. Liao, H. Yamauchi, Y.H. Chen and Y.L. Lin et al., 2007. A 45nm dual-port SRAM with write and read capability enhancement at low voltage. Proceedings of the 2007 IEEE International Conference on SOC, September 26-29, 2007, IEEE, Hsin Chu, Taiwan, Taiwan, ISBN:978-1-4244-1592-2, pp: 211-214.

Wang, W., Z. Yu and K. Choi, 2011. High SNM 6t CNFET SRAM cell design considering nanotube diameter and transistor ratio. Proceedings of the 2011 IEEE International Conference on Electro-Information Technology (EIT), May 15-17, 2011, IEEE, Mankato, Minnesota, USA., ISBN:978-1-61284-465-7, pp: 1-4.

Wong, H., 2011. Nano-CMOS Gate Dielectric Engineering. CRC Press, Boca Raton, Florida, USA., Pages: 229.

Zhang, K.J., K. Chen, W.T. Pan and P.J. Ma, 2010. A research of dual-port SRAM cell using 8T. Proceedings of the 2010 10th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), November 1-4, 2010, IEEE, Shanghai, China, ISBN:978-1-4244-5797-7, pp: 2040-2042.

Zhao, W. and Y. Cao, 2006. New generation of predictive technology model for sub-45 nm early design exploration. Proc. Electron Devices Trans., 53: 2816-2823.
CrossRef  |