References

Banerjee, A., P.T. Wolkotte, R.D. Mullins, S.W. Moore and G.J.M. Smit, 2009. An energy and performance exploration of network-on-chip architectures. IEEE Trans. Very Large Scale Integr. Syst., 17: 319-329.
CrossRef  |  

Duan, C., V.H.C. Calle and S.P. Khatri, 2009. Efficient on-chip crosstalk avoidance CODEC design. IEEE Trans. Very Large Scale Integr. Syst., 17: 551-560.
CrossRef  |  

Fu, B. and P. Ampadu, 2009. On hamming product codes with type-II hybrid ARQ for on-chip interconnects. IEEE Trans. Circuits Syst. I: Regul. Pap., 56: 2042-2054.
CrossRef  |  

Fu, B. and P. Ampadu, 2010. Exploiting parity computation latency for on-chip crosstalk reduction. IEEE Trans. Circuits Syst. II: Express Briefs, 57: 399-403.
CrossRef  |  

Ganguly, A., P.P. Pande, B. Belzer and C. Grecu, 2008. Design of low power and reliable networks on chip through joint crosstalk avoidance and multiple error correction coding. J. Electron. Test, 24: 67-81.
CrossRef  |  

Lee, K., S.J. Lee and H.J. Yoo, 2006. Low-power network-on-chip for high-performance SoC design. IEEE Trans. Very Large Scale Integr. Syst., 14: 148-160.
CrossRef  |  

Lehtonen, T., P. Lijieberg and J. Plosila, 2007. Analysis of forward error correction methods for nanoscale networks-on-chip. Proceedings of the 2nd International Conference on Nano-Networks, September 24-26, 2007, Catania, Italy, pp: 1-5.

Murali, S., T. Theocharides, N. Vijaykrishnan, M.J. Irwin, L. Benini and G. De Micheli, 2005. Analysis of error recovery schemes for networks on chips. IEEE Des. Test Comput., 22: 434-442.
CrossRef  |  

Xu, J., W. Wolf and W. Zhang, 2009. Double-data-rate, wave-pipelined interconnect for asynchronous NoCs. IEEE Micro, 29: 20-30.
CrossRef  |  

Yu, Q. and P. Ampadu, 2010. A flexible parallel simulator for networks-on-chip with error control. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., 29: 103-116.
CrossRef  |