References

Allen, P.E. and D.R. Holberg, 2002. CMOS Analog Circuit Design. 1st Edn., Oxford University Press, USA.

Bor, J.C. and C.Y. Wu, 1998. Realization of the CMOS Pulsewidth-Modulation (PWM) neural network with on-chip learning. IEEE. Trans. Circuits Syst II Analog Digital Signal Process., 45 96 107-10.1109/82.659460.

Chen, L. and B. Shi, 2000. CMOS PWM VLSI implementation of neural network. Proceedings of the IEEE-INNS-ENNS International Joint Conference on Neural Networks (IJCNN 2000) Vol. 3, July 27, 2000, IEEE, Como, Italy, pp: 485-488.

Cheng, Y., M. Chan, K. Hui, M.C. Jeng and Z. Liu et al., 1996. BSIM3v3 Manual. University of California, Berkeley, California, Pages: 205.

Mithila, A. and V. Valsalam, 2015. Design of synapse multiplier for analog neuron using PWM technique. Proceedings of the International Conference on Intelligent Computing, Electronics Systems and Information Technology (ICESIT-15), August 25-26, 2015, Kuala Lumpur, Malaysia, pp: 37-39.

Murray, A.F., D.D. Corso and L. Tarassenko, 1991. Pulse-stream VLSI neural networks mixing analog and digital techniques. IEEE. Trans. Neural Networks, 2: 193-204.
CrossRef  |  PubMed  |  Direct Link  |  

Reyneri, L.M., 1999. Theoretical and implementation aspects of pulse streams: An overview. Proceedings of the 7th International Conference on Microelectronics for Neural, Fuzzy and Bio-Inspired Systems (MicroNeuro'99), April 9, 1999, IEEE, Granada, Spain, pp: 78-89.

Takashi, M., J. Funakoshi, M. Nagata and A. Iwata, 2000. An analog-digital merged neural circuit using pulse width modulation technique. Analog Integr. Circuits Signal Process., 25: 319-328.
Direct Link  |