References

Duato, J., S. Yalamanchili and L. Ni, 1997. Interconnection Networks, an Engineering Approach. IEEE Computers Society Press, Los Alamitos, CA., USA.

Faruque, A., M. Abdullah, T. Ebi and J. Henkel, 2008. ROAdNoC: Runtime observability for an adaptive network on chip architecture. Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, November 13-13, 2008, San Jose, CA., USA., pp: 543-548.

Jose, A.P., G. Patounakis and K.L. Shepard, 2005. Near speed-of-light on-chip interconnects using pulsed current-mode signalling. Proceedings of the Symposium on VLSI Circuits Digest of Technical Papers, June 16-18, 2005, USA., pp: 108-111.

Lee, S.J., K. Kim, H. Kim, N. Cho and H.J. Yoo, 2005. Adaptive network-on-chip with wave-front train serialization scheme. Proceedings of the Symposium on VLSI Circuits Digest of Technical Papers, June 16-18, 2005, USA., pp: 104-107.

Liu, K., J. Deng, P.K. Varshney and K. Balakrishnan, 2007. An acknowledgment-based approach for the detection of routing misbehavior in MANETs. IEEE Trans. Mobile Comput., 6: 536-550.
CrossRef  |  

Matos, D., C. Concatto, M. Kreutz, F. Kastensmidt, L. Carro and A. Susin, 2011. Reconfigurable routers for low power and high performance. IEEE Trans. Very Large Scale Integr. Syst., 19: 2045-2057.
CrossRef  |  

Nicopoulos, C.A., D. Park, J. Kim, N. Vijaykrishnan, S. Yousif and C. Das, 2006. ViChaR: A dynamic virtual channel regulator for network-on-chip routers. Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, December 9-13, 2006, Orlando, FL., pp: 333-346.