References

Banerjee, N., K. Roy, H. Mahmoodi and S. Bhunia, 2006. Low power synthesis of dynamic logic circuits using fine-grained clock gating. Proceedings of the Conference on Design, Automation and Test in Europe, March 6-10, 2006, Munich, Germany, pp: 862-867.

Chen, G., H. Chen, M. Haurylau, N.A. Nelson, D.H. Albonesi, P.M. Fauchet and E.G. Friedman, 2007. Predictions of CMOS compatible on-chip optical interconnect. Integr. VLSI J., 40: 434-446.
CrossRef  |  

Ishihara, S., M. Hariyama and M. Kameyama, 2011. A low-power FPGA based on autonomous fine-grain power gating. IEEE Trans. Very Large Scale Integr. Syst., 19: 1394-1406.
CrossRef  |  

Minz, J.R., S. Thyagara and S.K. Lim, 2007. Optical routing for 3-D system-on-package. IEEE Trans. Components Packaging Technol., 30: 805-812.
CrossRef  |  

Ranganathan, N. and N.P. Jouppi, 2007. Evaluating the potential of future on-chip clock distribution using optical interconnects. Hewlett-Packard Development Company, Technical Reports, HPL-2007-163. http://www.hpl.hp.com/techreports/2007/HPL-2007-163.html.

Rivoallon, F., 2013. Reducing switching power with intelligent clock gating. http://japan.zylinks.com/support/documentation/white_papers/wp370_Intelligent_Clock_Gating.pdf.

Thangaraj, C., R. Pownall, P. Nikkel, G. Yuan, K.L. Lear and T. Chen, 2010. Fully CMOS-compatible on-chip optical clock distribution and recovery. IEEE Trans. Very Large Scale Integr. Syst., 18: 1385-1398.
CrossRef  |  

Tosik, G., Z. Lisik and F. Gaffiot, 2007. Optical interconnections in future VLSI systems. J. Telecommun. Inform. Technol., 3: 105-108.

Vaisband, I., E.G. Friedman, R. Ginosar and A. Kolodny, 2011. Low power clock network design. J. Low Power Electron. Appl., 1: 219-246.
CrossRef  |  

Venkatraman, V. and W. Burleson, 2005. Robust multi-level current-mode on-chip interconnect signaling in the presence of process variations. Proceedings of the 6th International Symposium on Quality of Electronic Design, March 21-23, 2005, San Jose, CA., USA., pp: 522-527.