References

Aliparast, P., Z.D. Koozehkanani, A.M. Khiavi, G. Karimian and H.B. Bahar, 2011. A very high-speed CMOS 4-2 compressor using fully differential current-mode circuit techniques. Analog Integr. Circuits Signal Process., 66: 235-243.
CrossRef  |  Direct Link  |  

Balasubramanian, P. and J. Joh, 2006. Low power digital design using modified GDI method. Proceedings of the International Conference on Design and Test of Integrated Systems in Nanoscale Technology (DTIS.), September 5-7, 2006, IEEE, New York, USA., pp: 190-193.

Chang, C.H., J. Gu and M. Zhang, 2004. Ultra low-voltage low-power CMOS 4-2 and 5-2 compressors for fast arithmetic circuits. IEEE Trans. Circ. Syst. I: Regul. Pap., 51: 1985-1997.
CrossRef  |  Direct Link  |  

Dangeti, M. and S.N. Singh, 2012. Minimization of transistor count and power in an embedded system using gdi technique. Universal J. Appl. Comput. Sci. Technol., 2: 308-313.

Huddar, S.R., S.R. Rupanagudi, M. Kalpana and S. Mohan, 2013. Novel high speed vedic mathematics multiplier using compressors. Proceedings of the International Multi-Conference on Automation Computing Communication Control and Compressed Sensing (iMac4s), March 22-23, 2013, IEEE, New York, USA., ISBN:978-1-4673-5089-1, pp: 465-469.

Jithin, S. and E. Prabhu, 2015. Parallel multiplier-accumulator unit based on vedic mathematics. ARPN. J. Eng. Appl. Sci., 10: 3608-3613.
Direct Link  |  

Morgenshtein, A., A. Fish and I.A. Wagner, 2002. Gate-Diffusion Input (GDI): A power-efficient method for digital combinatorial circuits. IEEE Trans. Very Large Scale Integr. Syst., 10: 566-581.
CrossRef  |  Direct Link  |  

Morgenshtein, A., A. Fish and I.A. Wagner, 2004. An efficient implementation of D-Flip-Flop using the GDI technique. Proceedings of the 2004 International Symposium on Circuits and Systems (ISCAS'04), May 23-26, 2004, IEEE, New York, USA., ISBN:0-7803-8251-X, pp: 672-673.

Seo, Y.H. and D.W. Kim, 2010. A new VLSI architecture of parallel multiplier-accumulator based on Radix-2 modified booth algorithm. IEEE. Trans. Very Large Scale Integr. (VLSI.) Syst., 18: 201-208.
CrossRef  |  Direct Link  |  

Tirthaji, S.B.K., 1986. Vedic Mathematics or Sixteen Simple Sutras from the Vedas. Motilal Banarsidas Publisher, Varanasi, India,.