Journal of Engineering and Applied Sciences

Year: 2017
Volume: 12
Issue: 21
Page No. 5457 - 5461

Low Drop Out (LDO) Regulator using a High Precision Band Gap Reference (BGR)

Authors : Nidhya Mathew and P. Rajeswari

References

Behzad, R., 2001. Design of Analog CMOS Integrated Circuits. McGraw-Hill Education, New York, USA., ISBN:9780072822588, Pages: 684.

Buck, A., C.M. Donald, S. Lewis and T.R. Viswanathan, 2000. A CMOS band gap reference without resistors. Proceedings of the IEEE International Conference on Digest of Technical Papers Solid-State Circuits ISSCC, February 9, 2000, IEEE, San Francisco, California, USA., ISBN:0-7803-5853-8, pp: 442-443.

Day, M., 2002. Understanding Low Drop Out (LDO) regulators. Texas Instruments, Dallas, Texas, USA.

Gray, P.R. and R.G. Meyer, 1993. Analysis and Design of Analog Integrated Circuits. 3rd Edn., John Wiley and Sons, New York, USA., ISBN: 978-0471321682, pp: 1-25.

Kim, Y.I. and S.S. Lee, 2013. A capacitorless LDO regulator with fast feedback technique and low-quiescent current error amplifier. IEEE. Trans. Circuits Syst. Express Briefs, 60: 326-330.
CrossRef  |  Direct Link  |  

Leung, K.N. and P.K. Mok, 2003. A capacitor-free CMOS low-dropout regulator with damping-factor-control frequency compensation. IEEE. J. Solid State Circuits, 38: 1691-1702.
CrossRef  |  Direct Link  |  

Lu, Y., W.H. Ki and C.P. Yue, 2014. 17.11 A 0.65 ns-response-time 3.01 PS FOM fully-integrated low-dropout regulator with full-spectrum power-supply-rejection for wideband communication systems. Proceedings of the 2014 IEEE International Conference on Solid-State Circuits Digest of Technical Papers (ISSCC), February 9-13, 2014, IEEE, San Jose, California, USA., ISBN:978-1-4799-0918-6, pp: 306-307.

Okuma, Y., K. Ishida, Y. Ryu, X. Zhang and P.H. Chen et al., 2010. 0.5-V input digital LDO with 98.7% current efficiency and 2.7-µA quiescent current in 65nm CMOS. Proceedings of the 2010 IEEE International Conference on Custom Integrated Circuits (CICC), September 19-22, 2010, IEEE, San Jose, California, USA., ISBN:978-1-4244-5758-8, pp: 1-4.

Purushothaman, A., 2016. MINLP based power optimization for pipelined ADC. Proceedings of the 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), July 11-13, 2016, IEEE, Pittsburgh, Pennsylvania, ISBN:978-1-4673-9040-8, pp: 508-511.

Sahoo, B.D. and B. Razavi, 2013. A 10-b 1-GHz 33-mW CMOS ADC. IEEE. J. Solid-State Circuits, 48: 1442-1452.
CrossRef  |  Direct Link  |  

Srinivasan, V., G. Serrano, C.M. Twigg and P. Hasler, 2008. A floating-gate-based programmable CMOS reference. IEEE. Trans. Circuits Syst. Regul. Papers, 55: 3448-3456.
CrossRef  |  Direct Link  |  

Widlar, R.J., 1971. New developments in IC voltage regulators. IEEE. J. Solid State Circuits, 6: 2-7.
CrossRef  |  Direct Link  |  

Design and power by Medwell Web Development Team. © Medwell Publishing 2024 All Rights Reserved