Journal of Engineering and Applied Sciences
Year:
2017
Volume:
12
Issue:
12 SI
Page No.
9554 - 9559
References
Abraham, S., 2014. GPIO Design, Layout, Simulation and ESD Clamp Placement Calculator. University of Texas at Arlington, Arlington, Texas, Pages: 188.
Chaine, M.D., C.T. Liong and H.F. San, 1995. A correlation study between different types of CDM testers and real manufacturing in-line leakage failures. IEEE. Trans. Compon. Packag. Manuf. Technol. Part A., 18: 295-302.
Direct Link | Kumar, M., P. Kaur and S. Thapar, 2012. Design of CMOS schmitt trigger. Intl. J. Eng. Innovative Technol., 2: 252-255.
Direct Link | Kumar, M., S.K. Arya and S. Pandey, 2010. Level shifter design for low power applications. Intl. J. Comput. Sci. Inf. Technol., 2: 124-132.
Direct Link | Oleg, S., H. Sarbishaei and S. Manoj, 2008. ESD Protection Devices and Circuit Design for Advanced CMOS Technologies. Springer, Canada, ISBN:978-1-4020-8300-6, Pages: 223.
Purushothaman, A., 2016. MINLP based power optimization for pipelined ADC. Proceedings of the 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), July 11-13, 2016, IEEE, Pittsburgh, Pennsylvania, ISBN:978-1-4673-9040-8, pp: 508-511.
Rahul, T., B. Sahoo, S. Arya, S.J. Parvathy and V.B. Vulligaddala, 2015. A wide dynamic-range low-power signal conditioning circuit for low-side current sensing application. Proceedings of the 2015 28th International Conference on VLSI Design, January 3-7, 2015, IEEE, Bangalore, India, ISBN:978-1-4799-6659-2, pp: 265-270.
Ravi, C., V. Sarma and B. Sahoo, 2015. At speed digital gain error calibration of pipelined ADCs. Proceedings of the 2015 IEEE 13th International New Circuits and Systems Conference (NEWCAS), June 7-10, 2015, IEEE, Grenoble, France, ISBN:978-1-4799-8893-8, pp: 1-4.
Serneels, B., M. Steyaert and W. Dehaene, 2008. A high speed, low voltage to high voltage level shifter in standard 1.2 V 0.13 μm CMOS. Analog Integr. Circuits Signal Process., 55: 85-91.
Direct Link | Uyemura, J.P., 2002. The CMOS Inverter: Analysis and Design in CMOS Logic Circuit Design. Kluwer Academic Publishers, Boston, Massachusetts,.