References

Aruli, K., B. Nivetha, G.N. Jayabhavani and D.M. Saravanan, 2015. A review on trends in multi core processor based on cache and power dissipation. Int. Res. J. Eng. Technol. IRJET., 02: 187-190.
Direct Link  |  

Kakoulli, E., V. Soteriou and T. Theocharides, 2012. Intelligent hotspot prediction for network-on-chip-based multicore systems. IEEE. Trans. Comput. Aided Des. Integr. Circuits Syst., 31: 418-431.
CrossRef  |  Direct Link  |  

Khan, S.M., A.R. Alameldeen, C. Wilkerson, J. Kulkarni and D.A. Jimenez, 2013. Improving multi-core performance using mixed-cell cache architecture. Proceedimgs of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA2013), February 23-27, 2013, IEEE, College Station, Texas, ISBN:978-1-4673-5585-8, pp: 119-130.

Kika, A. and S. Greca, 2013. Multithreading image processing in single-core and multicore CPU using java. Int. J. Adv. Comput. Sci. Appl., 4: 165-169.
Direct Link  |  

Mahajan, N.V. and J.S. Chitode, 2014. DCT/IDCT implementation with loeffler algorithm. Int. J. Appl. Innov. Eng. Manage., 3: 353-357.
Direct Link  |  

Shatnawi, M.K.A. and H.A. Shatnawi, 2014. A performance model of fast 2D-DCT parallel JPEG encoding using CUDA GPU and SMP-architecture. Proceedings of the 2014 IEEE Conference on High Performance Extreme Computing (HPEC), September 9-11, 2014, IEEE, Al-Kharj, Saudi Arabia, ISBN: 978-1-4799-6233-4, pp: 1-6.

Shukla, S.K., V. Trivedi and A. Choukse, 2013. Challenges on performance analysis and enhancement of multi-core architecture, a solution parallel programming languages. Int. J. Eng. Adv. Technol., 3: 110-114.
Direct Link  |  

Vikram, A. and T. Harika, 2014. Low power DCT architecture for Image/video coders. IPASJ. Int. J. Electron. Commun., 2: 56-65.
Direct Link  |  

Yao, J., M. Saito, S. Okada, K. Kobayashi and Y. Nakashima, 2014. EReLA: A low-power reliable coarse-grained reconfigurable architecture processor and its irradiation tests. IEEE. Trans. Nuclear Sci., 61: 3250-3257.
CrossRef  |  Direct Link  |  

Yogesh, S.W. and A.S. Khobragade, 2013. Design of cache memory with cache controller using VHDL. Int. J. Innov. Res. Sci. Eng. Technol. IJIRSET., 2: 2914-2919.
Direct Link  |